This paper presents an extensive characterization and modeling of a commercial 28-nm FDSOI CMOS process operating down to cryogenic temperatures. The important cryogenic phenomena influencing this technology are discussed. The low-temperature transfer characteristics including body-biasing are modeled over a wide temperature range (room temperature down to 4.2 K) using the design-oriented simplified-EKV model. The trends of the free-carrier mobilities versus temperature in long and short-narrow devices are extracted from dc measurements down to 1.4 K and 4.2 K respectively, using a recently-proposed method based on the output conductance. A cryogenic-temperature-induced mobility degradation is observed on long pMOS, leading to a maximum hole mobility around 77 K. This work sets the stage for preparing industrial design kits with physicsbased cryogenic compact models, a prerequisite for the successful co-integration of FDSOI CMOS circuits with silicon qubits operating at deep-cryogenic temperatures.
Introduction
The birth of CMOS-compatible qubits in silicon [1, 2, 3, 4] has rebooted the interest in cryogenic CMOS electronics for computing applications. Since the 1970s, MOSFET devices have been under investigation at cryogenic temperatures for use in custom applications, such as low-noise scientific equipment, spacecraft, power conversion etc. [5, 6, 7, 8, 9] . However, despite its many benefits for reaching high-performance and low-power computing [10] , cryogenic cooling did not stay into practice for computing, abandoning the trend set by the ETA-10 liquid-nitrogen-cooled supercomputer [11] .
Nowadays, co-integrating qubits and CMOS circuits on the same substrate can greatly aid the development of scalable quantum computers featuring massive parallelism and error correction [12, 13, 14] . In this context, a silicon-on-insulator (SOI) platform is particularly attractive since the back gate provides additional control over the electron-spin qubit, trapped under the front gate of a SOI (nanowire) MOSFET [12, 15, 16] . To integrate the control circuits with quantum devices working at deep-cryogenic temperatures, regular SOI MOSFETs need to demonstrate reliable digital, analog and RF functionalities at such low temperatures. Using SOI cryogenic control electronics, the back gate can prove a useful tool to control the threshold voltage and hence the power consumption in circuits integrated close to the qubits [17] , benefiting qubit coherence time by lowering generated noise. The main focus is on advanced ultra-thin body fully-depleted SOI (FDSOI) technology, e.g., the 28-nm node, to enable ultimate scalability of the resulting hybrid quantum-classical system [16, 18] .
The 28-nm node, presently considered the ideal node for analog and RF applications at room temperature [19] , has recently been tested for digital and analog functionality down to liquid-helium temperature (4.2 K) [17] , and millikelvin temperature (20 mK) [20] . The improvement in RF characteristics has been verified down to liquid-nitrogen temperature (77 K) [21] . In addition to device characterization, it is mandatory that industry-standard compact models [22, 23, 24] become compatible with cryogenic temperatures, to achieve optimal cryogenic CMOS designs controlling a large number of qubits. To date, important temperature-related phenomena have been included only by fitting the characteristics using the existing temperature-scaling laws available in industry-standard compact MOS transistor models dedicated to room-temperature operation, i.e., for bulk [25] and double-gate MOSFET [26] . However, this approach cannot provide a physically-sound basis to further develop compact models targeting reliable CMOS designs at cryogenic temperatures. Recently, an . At V GS = 1 V, the saturation current decreases with decreasing temperature for pMOS, while it increases for nMOS. This hints on a cryogenic-temperature-induced mobility degradation in long pMOS devices, as will be demonstrated in Sec. 3.2. The temperature dependencies of the free-carrier mobilities can be extracted from c) and f) knowing that the mobility is proportional to the derivative of the output conductance at small V DS (see Sec. 3.2).
analytical model for bulk cryogenic MOSFET operation [27] has been proposed, which has been developed starting from the Poisson equation at cryogenic temperatures, validating the Boltzmann statistics and taking into account the temperature dependencies of dopant freeze-out, bandgap widening and the Fermi-Dirac occupation of interface charge traps. This model provides the necessary analytical physics-based expressions for compact modeling purposes at cryogenic temperatures. Furthermore, a body-partitioning technique has been developed which can be used to calculate the extension of the ionized layer of dopants under the gate by field-assisted ionization when the substrate is initially frozen-out at cryogenic temperatures [28] . From this method, it can be expected that the low-doped thin film of silicon in a FDSOI MOSFET can be completely ionized at cryogenic temperature depending on the relative bias points of the front and back gates. In this work, as an initial investigation prior to further physical and compact modeling, we perform a cryogenic characterization and semi-empirical modeling of a commercial ultra-thin-body 28-nm FDSOI CMOS technology at temperatures down to 4.2 K, similar to earlier work on a commercial 28-nm bulk CMOS technology [29] . The low-temperature dc measurements (transfer and output characteristics) and the characterization down to 4.2 K are presented in Sec. 2 and 3, respectively. In Sec. 2.2, we qualitatively explain the influence of cryogenic temperatures on the electrical behavior of this technology, with a main focus on incomplete ionization (freeze-out) and interface charge traps. The free-carrier mobility trends versus temperature are obtained from the recently-proposed g ds -function method [30] , which is derived here for FDSOI technologies (Sec. 3.2). This method allows to extract the mobility from dc transfer or output measurements. In Sec. 4, we illustrate how the drastic temperature reduction, the incomplete ionization, and the interface charge traps can be accounted for in circuit device-models, taking as an example the simplified-EKV model, a simple design-oriented model using only four parameters for short-channel devices.
Low-Temperature Measurements
Transfer characteristics in linear (|V DS | = 50 mV) and saturation (|V DS | = 0.9 V) were measured on various devices of a 28-nm FDSOI CMOS process from room temperature down to 4.2 K, including changes in the body bias [17] . Intermediate temperature steps were taken at 10, 36, 77, 110, 160, and 210 K, and the back-gate voltage (V back ) was ramped from −0.9 V to 0.9 V. Output characteristics were measured at zero V back using the same temperature steps, and additionally at 1.4 K for some devices. Figures (1) , (2) , and (3) show these measurements for large (Fig. 1) , narrow (Fig. 2) , and small (Fig. 3) nMOS and pMOS devices. 
Discussion
A clear improvement in the subthreshold swing and transconductance is evident for the wide-long nMOS and pMOS devices in Fig. 1 . However, it should be noted that the improvement is minimal between 10 K and 4.2 K with curves lying almost on top of each other. The on-state current increases with decreasing temperature in long nMOS, but decreases in long pMOS, as highlighted by the opposite temperature trends in the output characteristics in Figs.1-c and 1-f. This will be explained by a cryogenic-temperature-induced mobility degradation in pMOS in Sec. 3.2. The fact that the initial slope of the output characteristics in the linear regime (small V DS ) changes with temperature can be used to extract the mobility trend versus temperature down to 1.4 K, according to the g ds -function method described in Sec.3.2. Figure 2 shows similar temperaturedependent dc characteristics for narrow-short and narrow-long devices. However, conductance oscillations are observed on a narrow-short pMOS (Fig. 2-d ) in the deep-cryogenic range starting from 36 K. These oscillations have been attributed to the presence of dopants diffused from source and drain into the channel [17] . It can be noted that the oscillations becomes less pronounced with increasing temperature, gradually disappearing at 77 K and 110 K (green curves). In Fig. 2 (linear scale) at high gate voltages an impact of access resistance or mobility degradation due to the vertical field is noticeable on narrow-short nMOS in the linear regime. In Fig.3 , for wideshort pMOS, conductance oscillations are also observed. In the output characteristics (Fig. 3-c and 3-f ) a draininduced-barrier-lowering is present at all temperatures, which is roughly temperature dependent. No kink effect is observed in this advanced fully-depleted technology. Since the output conductance in saturation is almost constant with temperature, the intrinsic gain versus temperature will follow the increase in transconductance with decreasing temperature.
Low-Temperature Phenomena
Important cryogenic phenomena influencing double-gate MOSFET performance have been extensively reviewed by Balestra and Ghibaudo [31, 32, 7] , and Claeys and Simoen [8] . These phenomena, also present at room temperature but to a lower degree, include interface traps, dopant incomplete ionization, field-assisted ionization, mobility temperature-trend, bandgap temperature-trend, exponential temperature dependency of the intrinsic carrier concentration, and quantum effects. It should be noted that the kink effect in the output characteristics, prominently present in older technologies at cryogenic temperatures [33] , has not been observed in this fully-depleted technology below the used supply voltage. Below follows a brief description of the phenomena which can impact a fully-depleted FDSOI technology, and how to model them:
• Incomplete ionization or substrate freeze-out In a MOSFET in thermal equilibrium (no voltage applied) dopant atoms will become deionized at a sufficiently low (cryogenic) temperature depending on the doping concentration in the range 10 12 to 10 18 cm −3 [34, 35, 36, 37] . An overview of the freeze-out critical temperatures for each doping concentration in this range in silicon can be found in [28] . At higher doping concentrations, e.g., in the source and drain contacts, no freeze-out happens due to the formation of impurity bands which overlap with the conduction or valence band edges [38] . Therefore, freeze-out does not influence the access resistance improvement at cryogenic temperatures [39] . For a p-type silicon body, an acceptor dopant atom will be ionized from a theoretical viewpoint when the acceptor energy E A is occupied by an electron. Therefore, the ionized dopant concentration, N − A , is given by
where f (E A ) is the ionization probability given by a Fermi-Dirac distribution function, and the electron quasi-Fermi-level is E F,n = E F − qV ch with V ch the channel voltage. The RHS of (1) is convenient for direct inclusion in the Poisson-Boltzmann equation [27] .
In FDSOI, the doping concentration is rather low (≈ 10 15 cm −3 ) compared to the inversion charge density. However, as illustrated in Fig. 4 -a, in the flatband condition and at 4.2 K, approximately all dopants will be frozen-out, independent of the doping concentration in the range (10 12 − 10 18 cm −3 ). The calculated E F -position at 4.2 K lies under E A , leading to freeze-out or f (E A ) 1 ( Fig. 4-b) . Nonetheless, the front-gate voltage will ionize the impurities under the surface of the front-gate, when E A bends under E F near the surface of the front-gate. In the subthreshold region, when E F ≈ E c − 3U T , complete ionization can be assumed under the front gate. This transition from freeze-out to complete ionization due to the applied field can lead to a kink in early depletion [27] . Note that depending on the band bending at the front and back gates in a certain mode of operation, it is possible that the dopants under the front gate are completely ionized but frozen-out under the back gate or vice versa. A complete comprehension of the field-assisted ionization effect on the mobile charge density in FDSOI below inversion and including body bias, would require a more in-depth physical analysis.
• Temperature-dependent occupation of interface charge traps [41, 42] Interface traps need to be included for both the front and the back gate, as illustrated in Fig. 4 -b. This adds two additional Fermi-Dirac temperature dependencies f (E t,j ) (with E t,j a trap energy-level at position j in the bandgap), apart from the ionization probability f (E A ). The interface traps can be modeled as a discrete summation of traps, as explained in [43, 44, 45] . The temperature-dependent occupation of interface traps is important for a correct derivation of the subthreshold-swing formula, leading to hyperbolic temperature dependency of the slope factor (ignoring coupling effects between front and back gates), which will be discussed in more detail in Sec. 3.
• Bandgap widening The total change of the silicon bandgap from room temperature down to 4.2 K is approximately 1.12 to 1.16 eV, widening with decreasing temperatures [40] . The temperature dependence in the cryogenic regime (< 100 K) is almost constant, as illustrated in Fig. 4-a. a)
4.2 K Figure 4 : a) Simulated position of the Fermi-level (red) in n-and p-type doped silicon as a function of temperature and doping concentration. At 4.2 K, the silicon is frozen-out for all doping concentrations in the range (10 12 -10 18 cm −3 ) since E F > E D or E F < E A , and f (E D ) and f (E A ) are close to step functions. The temperature dependency of the bandgap from Varshni [40] is used, b) Illustration of freeze-out and interface charge traps in the thin silicon film of a FDSOI MOSFET with a p-type body (N A = 10 15 cm −3 ). The two phenomena can be described by Fermi-Dirac statistics. The position of the Fermi level is shown in red. The probabilities of dopant ionization and interface-trap occupation depend on the position of the Fermi-level in the silicon film with respect to E A and Et, respectively. In case E A bends under E F near the surface of one of the gates, an ionized layer of dopants forms under the gate. Field-assisted ionization makes f (E A ) ≈ 1 before inversion is reached. In the figure it is assumed that the front and back gates are biased such that a flatband situation is created.
• Exponential temperature dependency of the intrinsic carrier concentration The intrinsic carrier concentration is given by
, which at 4.2 K leads to extremely small values lying outside IEEE double-precision arithmetic, in the order of 10 −650 cm −3 [27] . This is physically accurate since the overlap of a Fermi-Dirac function at 4.2 K, lying at the intrinsic level (Fig. 4-b) , and the density-of-states in the conduction band becomes very small.
• Quantum confinement and quantum transport Quantum effects become more pronounced in FDSOI MOSFETs at cryogenic temperatures, since they are less obscured by thermal fluctuations when the quantized energy is similar to the thermal energy [46] .
Characterization
In this section, the following technological parameters are extracted from the cryogenic measurements: the subthreshold swing (SS), slope factor (n), threshold voltage (V th ), transconductance in linear and saturation (G m,lin , G m,sat ), the on-state current (I on ), and the effective free-carrier (electron and hole) mobilities (µ ef f ).
3.1. Subthreshold swing, Threshold voltage, Transconductance, and On-state current As illustrated in Fig. 5 -a, for temperatures below ≈ 160 K, the extracted average SS-values show an increasing offset, ∆SS, from the thermal limit, U T ln 10, with U T kT /q the thermal voltage. ∆SS reaches around 10 mV/dec at 4.2 K for long nMOS, since U T ln 10 predicts ≈ 0.8 mV/dec. The slope factors required to reach such high SS-values are shown in Fig. 5 -b (n = SS/(U T ln 10)). From this figure a hyperbolic temperaturedependency of n is evident, which is not strongly dependent on geometry at cryogenic temperatures. The values below 77 K in Fig. 5 -a cannot be explained anymore by n 0 U T ln 10, where the slope-factor n 0 is limited by two, according to n 0 = 1 + C dep /C ox . Here the depletion capacitance C dep is smaller than the oxide capacitance C ox . Furthermore, including the interface-trap capacitance, C it = qN it , i.e. n 0 = 1 + (C dep + C it )/C ox with N it the density-of-interface-traps per unit area, would lead to very high extracted values for N it in the order of 10 13 cm −2 at 4.2 K [9, 42, 41] , and 10 17 cm −2 at 20 mK [20] . The latter is higher than the density of surface-states in silicon (10 15 cm −2 ). However, it should be emphasized that in this n 0 -formula the temperature-dependent occupation of interface-traps is not taken into account (see Sec. 2.2). Reliable extraction of the interface-trap-density at deep-cryogenic and millikelvin temperatures using the standard SS-formula is therefore questionable. Inclusion of the interface-trap temperature dependency into the subthreshold swing theory of bulk MOSFET has been shown to yield lower extracted N it -values [27] . Similarly to the derivation for bulk MOSFET presented in [27] , by including f (E t ) the temperature dependency of n ∝ 1/U T can be derived for the front-gate in FDSOI as well, ignoring the coupling effects between front and back gates. This gives SS = n(T )U T ln 10 = n 0 U T ln 10 + ∆SS, where n 0 is the slope factor without interface traps, and ∆SS the subthreshold-swing offset as observed in Fig. 5 -a. ∆SS is given by (qN it /C ox ) ln 10 g t /(1 + g t ) 2 with N it the density-of-interface-traps and g t the trap degeneracy factor. Note that in this model, N it does not become multiplied with U T , resulting in reasonable extracted values for N it at cryogenic temperatures lower than found in [41, 42, 20] . The ∆SS-offset starts to increase below ≈ 160 K since the subthreshold region happens when E F lies closer to E c , where N it is observed to be higher already at 300 K (see also Fig. 4-b ) [47] . The shift in threshold voltage at 4.2 K with respect to room temperature increases in the order of 0.1−0.3 V (Fig. 5-c) . Note that the largest V th -increase is observed for pMOS, similarly to a 28-nm bulk process [29] . Furthermore, the maximum G m,sat and G m,lin (Figs.5d-e) improve down to 4.2 K, e.g. respectively × 3.4 (linear) and × 1.8 (saturation) for nMOS W/L = 1 µm / 1 µm. In Fig.5-f, I on is extracted at |V GS | = 1 V. Note that the actual trend of I on with temperature is strongly dependent on the bias and the device-type. At a standard supply voltage of 1 V, the on-state current increases with decreasing temperature for long nMOS (Fig. 1-a-c) , while it decreases for pMOS ( Fig. 1-d-f ). However, a cryogenic-temperature-induced mobility degradation has not been extracted from measured CV characteristics on this device [17] . Therefore, in the next section, we take a second look at the characterization of the free-carrier mobility in this technology at cryogenic temperatures.
Free-Carrier Mobility
In doped bulk silicon, the free-carrier mobility is expected to drop when transitioning below a certain cryogenic temperature and Coulombic impurity scattering becomes dominant over phonon scattering, leading to a typical bell-shaped mobility trend with respect to temperature [38, 5] This behavior can be different in MOSFET devices when the channel is ballistic.
The free-carrier mobility in MOSFETs is usually extracted from dc measurements using the Y -function approach [48, 49, 50] , or from a combination of dc and capacitance measurements using the split-CV method. For advanced CMOS technologies, the split-CV method can yield unreliable results due to the dominance of extrinsic capacitances, and the Y -function has two effective slopes. Both methods are also used to characterize advanced devices down to deep-cryogenic (< 10 K) temperatures [51, 52, 32, 17] . Dopant freeze-out and fieldassisted ionization may change the dependency of the scattering mechanisms on the gate voltage. Since in strong inversion field-assisted ionization is complete, the underlying assumption of the Y -function approach, i.e., the homographic gate-voltage dependent mobility law, µ = µ 0 / [1 + θ(V GS − V t )] [48] , can still provide an adequate description of the mobility down to cryogenic temperatures. On the other hand, the split-CV method has to deal with the unknown thermal behavior of the extrinsic capacitances, and requires deep-cryogenic cooling for two types of measurements. Using CV measurements, a mobility degradation at cryogenic temperatures has not been observed for long pMOS in this technology [17] . In the next subsection, we obtain the free-carrier mobilities from dc measurements according to an approach recently developed by Jazaeri et al [30] .
Free-Carrier Mobility Extraction using g ds -function
The Jazaeri mobility-extraction method (g ds -function) [30] does not assume any gate-voltage dependent mobility law a priori. The method only assumes drift-diffusion transport in advanced field-effect transistors as a starting point of the derivation [30] . Drift-diffusion transport has been shown to give an accurate representation of the current down to 4.2 K, and the validity of the Boltzmann statistics has been demonstrated down to millikelvin temperatures [28, 27] . Therefore, here we can extend this method to deep-cryogenic temperature operation. In what follows, the method will be briefly derived for SOI technology.
Following the approach in [30] , for two different operating points in the linear regime, drift-diffusion gives
, where Q m is the mean value of the local mobile charge densities at source and drain, i.e., Q m (Q mS + Q mD )/2, and it is assumed that µ is not as a function of V DS for small V DS . Hence we can derive that
in a first approximation. The RHS of (2) can be obtained from dc measurements. Once ∂Q m /∂V DS is known, the mobility can be extracted by merging (2) with the drift-diffusion expression for I D2 and eliminating the mobility [30] . In strong inversion, Q m can be estimated as
, with C GG the intrinsic gate capacitance per unit area. This expression is still valid down to deep-cryogenic temperatures since (i) the Maxwell-Boltzmann approximation has been verified down to millikelvin temperatures [27] , (ii) in the inversion layer all the dopants are ionized due to field-assisted ionization [53, 28] , and (iii) interface traps only affect the DC current significantly in the subthreshold region, not in the inversion region [27, 28] . Therefore, following [30] ∂Q
With (2), we obtain
Thus the mobility is given by
Therefore, for FDSOI the formula remains the same but only the two gate capacitances have to be added. To be very accurate, one would need to consider C GG (T ) as a function of temperature, but this would again require CV measurements. However, in the CV characteristics of this technology down to 4.2 K only a change in the threshold voltage has been observed, and not much change in the shape of C gg [17, 54] . Therefore, in strong inversion, we can determine an effective mobility, µ ef f , setting C GG1 = ε SiO2 /EOT = C ox and C GG2 = C BOX = ε SiO2 /t BOX. . For this reason, in this work we will only investigate mobility-ratios with respect to room temperature, and not the exact values of the mobility. To extract the mobility at a constant back-gate voltage, it is allowed to take into account only the capacitance on the front-gate. This gives
which is valid at small V DS (linear regime) and high V GS (strong inversion) [30] . Expression (6) is referred to as the g ds -function. According to this expression, the mobility is proportional to the curvature of the output characteristics at small V DS at a given gate voltage and temperature. Note the minus sign, leading to a positive mobility-value since ∂g ds /∂V DS is negative. The derivative in (6) can be calculated from the measurements as the difference in initial slopes using a back-difference method (g ds,1 − g ds,0 )/(V DS1 − V DS0 ) (at small V DS ). The method is versatile since the free-carrier mobility can be obtained either from measured output characteristics using (6), or from two linear transfer characteristics (5), depending on which low-temperature data is available.
Here we extract the mobility from the output characteristics which are available down to 1.4 K for the long devices, shown in Fig.1-c and 1-f . Figure 6 plots the ratio of the maximum effective mobility versus the room-temperature mobility for nMOS 1 µm/1 µm (Fig. 6-a) , pMOS 1 µm/1 µm (Fig. 6-b) , and nMOS 80 nm/46 nm (Fig. 6-c) . A mobility degradation is observed for the long devices, where the temperature with maximum mobility is shifted between nMOS (≈10 K) and pMOS (≈77 K). No mobility degradation is observed on short nMOS down to 4.2 K.
Modeling
In this section, we model the low-temperature measurements (Sec. 2) using the design-oriented simplified EKV model, focusing on the measurements that do not show any oscillations.
A detailed overview of this model is presented in [55, 56] . Its suitability for FDSOI processes has been assessed at room temperature, including body-biasing [57] . The model is valid in saturation, expressing the measured drain current in saturation in terms of an inversion coefficient, IC, given by IC I D,sat /I spec , where the specific current, I spec , is defined as I spec I spec (W/L), and the 'specific-current-per-square', I spec , is a parameter independent of dimensions given by 2nµC ox U 2 T . Many analog figure-of-merits can be expressed in terms of this inversion coefficient, which separates the different regions of inversion as follows:
• IC < 0.1: weak inversion
• 0.1 < IC < 10: moderate inversion
• IC > 10: strong inversion.
The long-channel model is given by the following expression [55, 56] :
and the short-channel model by
where v p V P /U T is the normalized pinch-off voltage, q s Q s /Q spec the normalized inversion charge at the source (with Q spec −2nU T C ox ), and v s V S /U T the normalized source voltage. The velocity saturation parameter, λ c = L sat /L, is the ratio of the channel in full velocity saturation (near the drain) over the total length of the channel.
Starting from the measured drain current in saturation, the inversion coefficient is evaluated for each I D,sat at a given gate voltage, using a specific model parameter I spec . Depending on the length of the channel, we proceed as follows:
Procedure long-channel
For each IC, the normalized pinch-off voltage v p is obtained from 7. At a given temperature, the gate voltage follows from V g = nU T v p + V T0 , given specific n and V T0 model parameters. Initial guesses for these model parameters can be obtained from the extracted threshold voltage and slope factors in Fig. 5. 
Procedure short-channel
For each IC, the first expression in (8) is numerically solved for q s , given a specific L sat . The v p -values are derived from all q s using the second expression in (8) , Similar to the long-channel model, the gate voltage then follows from V g = nU T v p + V T0 , given specific n and V T0 model parameters.
Note that the long-channel model uses three model parameters (n, V T0 , I spec ), while the short-channel model uses four (n, V T0 , I spec , L sat ). By plotting I D,sat versus the obtained V g , the model curves can be validated with the measurements at each temperature, as will be illustrated in the next section. Table 1 . 
Comparison with measurements
Using the model over a wide temperature range (from 300 down to 4.2 K), the transfer characteristics, backgate sensitivity, and transconductance efficiency can be accurately modeled in long and short FDSOI devices. Figures 7 to 9 show the modeled transfer characteristics in saturation at all considered temperatures down to 4.2 K at zero back-gate voltage for long nMOS (Fig. 7) , long pMOS (Fig. 8) , and short nMOS (Fig. 9) . The model parameters are shown in the tables below the figures. The strong increase in the n model-parameter at deep-cryogenic temperatures corresponds to the interface-trapping process, as explained in Sec. 3. The V T0 model-parameter captures the change in the threshold voltage due to Fermi-Dirac scaling and incomplete ionization, increasing in the order of 0.1 V. Note that the used values for n and V T0 correspond to the extracted values in Fig. 5-b and 5-c. The I spec model-parameter decreases over one order of magnitude from 300 down to 4.2 K. For the short device, the L sat -parameter decreases from 11 to 5 nm due to a reduction in the phonon scattering, leading to a shorter part of the channel near the drain in velocity saturation. The lower impact of velocity saturation at lower temperatures becomes clear also by plotting the normalized transconductance efficiency, G m nU T /I D , versus the inversion coefficient at 300, 77, and 4.2 K, shown in Fig. 10 . Using the same parameters for n, I spec , and L sat as in Fig. 9 , good agreement is obtained between the modeled and measured transconductance efficiency at 300, 77, and 4.2 K. Fig. 10 verifies that the G m /I D design-methodology [58] remains valid for a 28 nm FDSOI technology down to 4.2 K, extending therefore its universality to advanced bulk and FDSOI CMOS operating at extremely-low temperatures. Furthermore, as illustrated in Figures 11 and 12 , changing the V T0 model parameter allows to capture the effect of the back-gate at 4.2 K for long (11) and short devices. The n model parameter tends to increase with increasing absolute values of the back-gate voltage in both long and short devices, accounting for a change in SS induced by the back gate. The L sat model parameter maintains the same value (5 nm at 4.2 K) for different back-gate voltages, showing that the velocity saturation is not influenced by the back gate.
Conclusion
A 28-nm Fully-Depleted SOI CMOS process is characterized and modeled from room temperature down to liquid-helium temperature (4.2 K). Output characteristics and free-carrier mobilities are presented down to 1.4 K. The design-oriented simplified EKV model can accurately predict the impact of the temperature reduction on the transfer characteristics, back-gate sensitivity, and transconductance efficiency of 28-nm devices using four parameters: the slope factor n, threshold voltage V T0 , specific current I spec , and saturation length L sat . A new method is proposed to extract the free-carrier mobility-trends versus temperature in SOI technology from dc measurements. This method does not require CV measurements and can hence be used to extract the mobilitytrend also on short-narrow advanced CMOS devices where parasitic capacitances can dominate. Using this method, a degradation in the free-carrier mobility is observed at cryogenic temperatures in long nMOS and pMOS, and an increase in a short 46-nm nMOS. Table 3 . Table 4 . 
